Incorporated in the current Bevalac transfer line upgrade project is a proposal for a new electronic beam monitoring system. It will be designed to amplify, convert, and transmit the signals of twelve 16 by 16 multi-wire grids to a central computer located in the Bevatron control room. Each station wi'll contain interface amplifiers and a local microprocessor to convert wire grid currents into digitized values which will then be transmitted via a serial data channel to the main computer. The system will have a large dynamic range (1 nano to 1 milli -ampere of beam current), be designed for distributed operation, and will be easily expandable. This paper will describe the basic electronic hardware and software components of the proposed system.
Introduction
In 1974 a transfer line linking the SuperHILAC to the Bevatron was completed, forming the Bevalac System. [l] With a vacuum in the low 10-6 torr range beams up to 56 Fe Given these sensitivities the shielding against EMI and very large magnetic fields becomes quite critical. Several wire grid stations will be mounted on or near the main Bevatron quadrant magnets. Dynamic magnetic fields in this area may exceed intensities of 300 gauss per second or higher and contain many high frequency harmonics. At other wire grid locations the radio frequency (R.F.) noise from the Alvarez injector or the synchrotron R.F. system will have an adverse affect on any poorly shielded electronic system.
The profile monitors may also be used in a number of other locations in the Bevalac system. Beam pulse widths may vary in duration from 1 millisecond to greater than I second with periods ranging from 27 milliseconds to longer than several seconds. Since it has been specified that the operators need "real time" pulse to pulse information from one or more of the profile monitors the local data aquisition system must be able to process and deliver the information in a time shorter than the minimum pulse period of 27ms.
System Description Physical Layout
The initial system as seen in figure 1 consists of 12 profile grids and their associated data acquisition electronics. Starting at the output of the Heavy Ion Linear accelerator (SuperHILAC) they extend down the transfer line to the final station located inside the East Tangent Tank injection area. Four profile grids are also installed in the low and medium energy lines of the new local injector. [3] The information from each station is transmitted via a digital serial link to the main control computer located in the southern wing of the Bevatron building. Transmission line lengths to the more remote stations may exceed a quarter of a mile or more. The basic electronic system (see Fig. 2 ) is composed of a wire grid array for sensing the beam, current to voltage converter electronics (I/V chassis), and a data acquisition system (processor chassis) which digitizes and transmits the profile data to the central computer' which in turn converts the data to a visual record for the control room operators.
Each system is described in further detail below.
_. Figure 2 , consists of 16 identical channels of a gain selectable I/V amplifier, integrating filter, second stage amplifier, and a sample and hold (S/H) converter. The multiplexed outputs are transmitted serially through the fourth "optoisolator" board. Control the of I/V boards, which includes gain adjustment, S/H triggers and multiplexer timing also passes through the optoisolator board from the processor chassis (see Fig. 3 ).
The optoisolator board optically isolates all digital and analog signals from remote ground systems. T'his is done to suppress possible ground loop currents between the I/V and processor chassis that might be generated by ubiquitous dynamic fields in the vicinity of the Bevatron.
Optical isolation for the digital signals is provided by the HCPL-2601 [5] and for the analog signals by the BB3562 [6] optoisolation amplifier. As mentioned previously, beam pulse widths may be excessively long which necessarily requires that the amplifier channels be D.C. coupled.
This fact implies that input amplifiers and following gain stages be specified for very low input bias currents and offset voltages over the anticipated temperature range. Further improvements in offset drifts beyond the performance of the electronics will be obtained by a D.C. restoration algorithm which resides in the processor chassis.
T'he selected input arnplifier (OP-15) is a wide bandwidth, low noise (.01 pa/(hz)l/2), low bias current (60 pa) BIFEl-manufactured by Precision Monolithics.
It is unconditionally stable and generates very low offset voltages even at the highest gain range and maximum operating temperature of 50 degrees centigrade. The wide bandwidth insures ideal current-to-voltage converter performance over the signal frequencies to be detected (f/3db = 5.0 khz). The output of the OP-15 is filtered and again amplified by a second very low offset (30 micro volts max) amplifier, the OP-07 [7] . Gain switching of both amplifiers is accomplished with low bias current FEI analog switches (DG-201) [8] . The sample and hold is a standard LF398 [9] and the multiplexer is a DG506A by Signetics. Included on each board is a current calibrator to test circuit operation. 
Project Status
To the date of this article a prototype version of wire grid chamber and I/V chassis are near completion and are to be tested in the transfer line in the month of June.
Tests will include functionality, sensitivity, and immunity to EMI.
Construction of the prototype processor chassis will begin in May along with the software development for the microprocessors and the main computer.
